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Abstract
The Pixel Detector of the ATLAS experiment has shown excellent performance during the whole Run 1 of LHC.
Taking advantage of the long shutdown, the detector was extracted from the experiment and brought to surface, to
equip it with new service quarter panels, to repair modules and to ease installation of the Insertable B-Layer (IBL).
The IBL is a fourth layer of pixel detectors, and has been installed in May 2014 between the existing Pixel Detector
and a new smaller radius beam-pipe. To cope with the high radiation and pixel occupancy due to the proximity to
the interaction point, a new read-out chip and two diﬀerent silicon sensor technologies (planar and 3D) have been
developed. Furthermore, the physics performance will be improved through the reduction of the pixel size while,
targeting for a low material budget, a new mechanical support using lightweight staves and a CO2 based cooling
system have been adopted. The IBL construction and installation in the ATLAS experiment has been completed very
successfully. The IBL qualiﬁcation has shown outstanding detector performance with less then 0.09% of bad pixels.
The ﬁnal commissioning is now on-going and the ATLAS Pixel Detector is ready to join the LHC Run 2 with an
improved conﬁguration and a new pixel layer.
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1. Introduction
The Large Hadron Collider (LHC) has been upgraded
to the design energy of 13 to 14 TeV and instantaneous
luminosity of 1034 cm−2s−1 during the ﬁrst LHC Long
Shut-down (LS1, 2013-2014) . At the end of the LHC
Phase I (2021), the ATLAS [1] integrated luminosity is
foreseen around 300 fb−1, which means an expected ﬂu-
ence of 50 MRad ionizing dose and 1015 neq/cm2 non-
ionizing dose. In these conditions, the high number
of interactions per bunch crossing can cause a signiﬁ-
cant degradation of the ATLAS Detector performance
and, in particular, the Pixel Detector [2] will have to
cope with a signiﬁcant radiation damage. A new fourth
layer of pixel modules, the Insertable B-Layer (IBL)
[3], has been installed and it will improve the perfor-
mance compensating ineﬃciency, radiation damage and
losses of pixels through redundancy of the 4th layer.
The IBL is located closer to the interaction point allow-
ing an improvement of tracking precision and impact
parameter resolution, which implies also an improve-
ment of the b-tagging performance. In addition, several
upgrades have been successfully accomplished for the
three pixel layers already in use during the LHC Run 1.
In 2012 with the ﬁnal LHC running conditions, an inte-
grated luminosity of 20.8 fb−1 and a peak luminosity of
7.7·1033cm−2s−1 were achieved. These parameters pro-
duced an average pile-up of 20.7 interactions per bunch
crossing (BC) with peak values of more than 40. The
Pixel Detector readout system had to cope with these
conditions, which are already beyond the design speci-
ﬁcations. The necessity to increase the readout speed, to
repair a few pixel modules, failed during the LHC Run
1, and to move the optical transceivers (Optoboards) to
an easier accessible location by replacing the Pixel Ser-
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vice Quarter Panels (SQP), lead to the important deci-
sion of extracting the Pixel Detector from the ATLAS
Experiment during the LS1.
2. ATLAS Pixel Detector before the ﬁrst LHC Long
Shut-down
Before the Long Shut-Down Upgrades, the ATLAS
Pixel Detector was made of 1744 modules, which are
located in three barrel layers and three end-cap disks on
each side for a total of about 80 millions readout chan-
nels. It provided three high-resolution measurement
points in the pseudo-rapidity region |η| < 2.5, reaching
a resolution of 10 μm in Rφ and 110 μm in z1.
An ATLAS Pixel Module has a 250 μm thick n-in-n
silicon sensor divided in 47232 pixels with a typical size
of 50x400 μm2. Each of these pixels is bump bonded
to one readout cell of a front-end chip (FE-I3). A pixel
module has 16 FE-I3 (2880 pixels each) which are com-
bined in one timing, trigger, control and readout by the
Module Control Chip (MCC). The data transfer read-
out is 160 Mbit/s for the innermost layer (B-Layer), 80
Mbit/s both for the Layer 1 and disks and 40 Mbit/s for
the Layer 2, due to a diﬀerent oﬀ-detector set-up.
During the LHC Run 1 the number of disabled and
problematic modules increased from 1.5% to 5%. Fig-
ure 1 [4] shows the number of disabled modules classi-
ﬁed by the failure type: half of the modules were dis-
abled because of readout issues (Optoboard, Unable to
tune, Clock missing). Several studies demonstrated that
readout limitations will degrade the Pixel Detector per-
formance before radiation damage does. A data extrap-
olation led to the possibility of having about 9.6% of
disabled modules at the end of 2019.
Despite the disabled modules, the ATLAS Pixel De-
tector showed excellent performance over the LHC Run
1: during 2012 the data taking eﬃciency was 99.9% 2.
The radiation eﬀects observed during the operation are
within expectations, the most visible being the change
of the leakage current and the depletion voltage. This
last parameter was carefully monitored during the oper-
ation and already both B-Layer and Layer 1 have a type
inversion of the silicon sensor while Layer 2 will type
invert shortly after the LS1.
1ATLAS uses a right-handed coordinate system with its origin at
the nominal interaction point in the centre of the detector and the z-
axis along the beam pipe. The x-axis points from the interaction point
to the centre of the LHC ring, and the y-axis points upwards. Cylin-
drical coordinates (r,φ) are used in the transverse plane, φ being the
azimuthal angle around the beam pipe. The pseudorapidity η is de-
ﬁned in terms of the polar angle θ as η = − ln tan(θ/2).
2Data delivered with stable beams for 21.3 fb−1 of pp-collisions
and considered as good for physics by the data quality.
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Figure 1: Number of disabled modules of the Pixel Detector at the end
of Run1 classiﬁed by the type of failure [4].
3. ATLAS Pixel Detector Upgrades
The Pixel Detector was extracted from the ATLAS
Experiment in April 2013 for an intensive upgrade and
a consolidation campaign. The major upgrade is the in-
stallation of the new innermost layer IBL, which is de-
scribed in Section 4. The extraction of the Pixel Detec-
tor permitted two other important upgrades: the instal-
lation of new Service Quarter Panels (nSQPs) and the
extended campaign to classify and repair non-working
pixel modules. In parallel, thanks to the Pixel Detector
easy access, it was possible to install a new Diamond
Beam Monitoring and an additional hardware to double
the readout speed of the Pixel Detector Layers 1 and 2.
The nSQP project was conceived with the aim of
bringing the Optoboards to an accessible location out-
side the Inner Detector since from 2011 several fail-
ures in the VCSELs3 of the oﬀ-detector optical trans-
mitters caused problems. Furthermore, the Pixel Detec-
tor extraction has made possible to increase the Layer
1 readout speed to 160 Mbit/s by providing two ﬁbres
per module on the outlink. With the Pixel Detector on
surface, the old service quarter panels were dismounted
and an investigation of the modules failures was per-
formed at several levels (Figure 1). The eight nSQPs
were successfully installed and failing pixel modules
were repaired when possible.
The recovery of modules is outstanding: about 75%
of disabled modules were recovered on the surface. The
Pixel Detector was re-installed into the ATLAS Exper-
iment in December 2013 and all services were recon-
nected in May 2014. After reconnection, few new mod-
3Vertical Cavity Surface Emitting Laser, which converts the data
into an optical signal.
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ules found faulty due to opening of HV or LV lines as
well as the impossibility of data readout, as it is sum-
marized in Figure 2. At the beginning of the LHC Run
2, the total disabled modules of the 1744 Pixel modules
will be 33, about 1.9%.
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Figure 2: Number of modules of the Pixel Detector to be disabled
after re-installation in the ATLAS Experiment classiﬁed by the failure
mode (HV/ LV/ Data In/ Data Out) and the phase of causing problems
(Run1/ Surface / After re-installation). Modules having issues but
being operable are not included [4].
4. IBL: the new fourth layer of the ATLAS Pixel De-
tector
The Insertable B-Layer is the fourth layer added to
the Pixel Detector between the new beam pipe (ra-
dius of 2.35 cm) and the current innermost Pixel layer
(B-layer). Thanks to IBL, the Pixel Detector became
closer to the interaction point, moving from 5.05 cm to
3.27 cm.
IBL improves the overall performance of the Pixel
and ATLAS Detector by enhancing the quality of the
impact parameter reconstruction for tracks and thereby
improving the vertexing and b-tagging performance.
Furthermore, even in case of a complete B-layer fail-
ure, IBL can restore the full b-tagging eﬃciency. The
addition of the fourth layer will also help in mitigat-
ing luminosity eﬀects as the increase of event pile-up,
which leads to high occupancy and readout ineﬃciency,
and the large radiation doses accumulation.
The IBL Detector can fulﬁll all requirements and mo-
tivations thanks to its layout and new sensor and readout
technologies implemented.
4.1. IBL layout and technology
The IBL Detector consists of a cylindrical layer
formed by 14 staves arranged around the new ATLAS
beam-pipe and tilted by 14° to ensure the complete cov-
erage in φ and to compensate for the Lorentz angle in the
2 T solenoidal magnetic ﬁeld of the ATLAS Detector
(Figure 3). An IBL stave is 64 cm long, made of carbon
foam and it integrates a titanium pipe for CO2 cooling.
Each stave holds 20 IBL modules, each one consisting
of a silicon sensor bump bonded to one or two readout
chips [5]. Two diﬀerent sensor technologies are used in
Figure 3: A longitudinal view of IBL mounted on the beam-pipe with
connections to services and a sketch of an IBL stave with IBLmodules
loaded.
each stave: 12 Double Chip planar sensors cover the re-
gion |η| < 2 and 4 Single Chip 3D sensors are located at
both ends of the stave for a total of 32 FE-I4 chips [6].
A ﬂexible Printed Circuit Board (PCB), called module
ﬂex, is glued on each sensor and wire bonds connect it to
the FE-I4, allowing the data and services transmission.
The IBL Detector is the ﬁrst large scale applica-
tion of the 3D sensor technology. IBL 3D sensors are
230 μm thick produced with the Double-side Double
Type Columns process with n+ columns from the front
side and p+ columns from the back side. The sen-
sors have been developed in cooperation with two dif-
ferent companies, CNM4 and FBK5. In CNM sensors,
columns do not traverse the substrate but stop at a short
distance from the surface of the opposite side, whereas
FBK sensors have traversing columns.
The IBL planar sensor is an electron-collecting n+-in-
n silicon sensor design fabricated by CiS6. It has a lower
thickness (200 μm) than the other ATLAS Pixel sensors
and the inactive edge has been minimized to 200 μm by
shifting 13 guard rings into the active pixel region under
elongated 500 μm wide edge pixels. As for 3D sensors,
each pixel size is 250x50 μm2.
4Centro National de Microelectronica, Barcelona, Spain
5Fondazione Bruno Kessler, Trento, Italy.
6CiS Forschungsinstitut fur Mikrosensorik und Photovoltaik
GmbH, Germany.
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A new Front-End read-out chip (FE-I4) has been de-
veloped for IBL. It has 26880 pixel cells with a pixel
size of 250x50 μm2 distributed over 80 columns and 336
rows which are connected to the sensors by bump bond-
ing each individual cell. The FE-I4 uses a 130 nm fea-
ture size bulk CMOS process and it is well matched to
the IBL requirements, as for example a radiation hard-
ness up to 250 MRad. A major innovation of the FE-I4
integrated circuit is the local memory-based architec-
ture: the data storage is made locally at the pixel level
until triggering and subsequent propagation of the trig-
ger inside the pixel array. The pixel matrix is organized
in four pixel digital readout units providing local hit pro-
cessing and distributed trigger latency buﬀering.
4.2. IBL construction phases
The IBL detector components were built, assembled
and tested in several institutes. Two parallel starting
workﬂows can be considered: production, construc-
tion and testing of IBL modules, production and qual-
ity control of mechanical parts (mainly carbon staves
and ﬂexes). Once all components have been qualiﬁed,
they are shipped to an assembly point where the quali-
ﬁed IBL modules are loaded into bare staves and wing
ﬂexes are connected to IBL modules.
One of the key steps in the IBL construction is the
Quality Control (QC) of IBL modules. The ﬁrst step
in the module production chain is the ﬂip-chip bump-
bonding of a silicon sensor to one (3D sensor) or two
(planar sensor) FE-I4 chips in a dedicated company.
This so-called bare module becomes an IBL module
by gluing a ﬂexible PCB (module ﬂex) on each sen-
sor and wire bonds are made between module ﬂex and
FE-I4. Each of these IBL modules has to pass through
several tests during the diﬀerent stages of the assembly
procedure. A ﬁnal qualiﬁcation test is performed af-
ter 10 thermal cycles (between -40°C and +40°C): the
performance of each module is checked through current
versus voltage (IV) curves, electrical tests and 241Am
source scan. A ranking procedure and module selection
has been established referring on the sensor and FE-I4
performance. The IBL requirement is less than 1% of
pixel defects per front-end. Figure 4 shows the yield of
IBL module production for sensor types. A high failure
rate of IBL modules is present in the ﬁrst batches due
to huge areas or single bump defects distributed over
the module. The problem was addressed adopting an
alternative bump-bonding technique with the ﬂux-free
ﬂip chip. Beyond the bump-bonding issue, about 15%
of the modules presented problems on the FE-I4 chips,
which were unable to be checked before the assembly.
The average bad module fraction for planar sensor is
25% while it is about 40% for 3D sensors.
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Figure 4: Yield of IBL module production for sensor types of Pla-
nar (PPS) and 3D (CNM, FBK) per production batch group. In the
top panel for failure modules, B.B. Fail. stands for the large bump-
bonding failure, Bare Fail. stands for the module not assembled due
to mainly mechanical damages, and Other Fails. stands for both elec-
trical and sensor failures discovered after the assembly [4].
After the qualiﬁcation, the IBL modules are loaded
into the bare stave through a very delicate procedure
split into several steps. The most critical steps are the
IBL module loading, which is performed by gluing with
a thermal grease the module on the stave, and the wire
bonding between the stave ﬂex and the module ﬂex. Af-
ter the assembly, a ﬁrst stave quality check is performed
at the production site with the optical inspection, IV
curves, electrical tests and global stave response. A total
of 20 staves have been produced, meaning 400 modules
loaded.
4.3. IBL stave quality assurance
A dedicated test-stand was prepared at CERN for the
IBL Quality Assurance (QA) to deﬁne the IBL staves
acceptance before the ﬁnal integration [7]. The set-up
has the capability to operate two IBL staves simulta-
neously at warm (22°C) and cold (-12°C) temperatures
in an environmentally controlled box equipped with the
N2 ﬂushing and CO2 cooling system7. The IBL staves
pass through a well-deﬁned and detailed QA proce-
dure, which includes an optical inspection, electrical
functionality and reception tests, calibration in diﬀerent
environmental conditions, data taking with radioactive
7The cooling system, named TRACI (Transportable Refrigeration
Apparatus for CO2 Investigation) uses CO2 as a main refrigerant,
which will also be used for the ﬁnal IBL cooling system.
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sources as well as a classiﬁcation of pixel failures. The
detector calibration and tuning ensure the operability of
IBL modules and they are the only tests performed at
22°C and -12°C (ATLAS Pixel Detector operating tem-
perature) in order to test the calibration capabilities of
the IBL chips in the operation environment. The thresh-
old tuning is performed using the eﬃciency method,
where the threshold is deﬁned to be the charge for which
the hit eﬃciency is 50%. The discriminator threshold
for each pixel is controlled via two global 8 bit digital
to analog convertors (DACs) at the chip level that al-
low shifting of the threshold for all pixels at the same
time and a 5 bit DAC at the pixel level for ﬁne tuning
per pixel. The second parameter to be tuned is the Time
Over Threshold (ToT), which is the time in which signal
is above threshold and it is proportional to the deposited
charge. ToT is measured in units of bunch crossings,
i.e. 25 ns. Similar to the discriminator threshold, the
preampliﬁer feedback current is controlled via an 8 bit
global DAC for all pixels in a chip and a 4 bit DAC
per pixel. The module tuneability is tested for refer-
ence thresholds of 3000 e− at 22°C and 1500 e− at -
12°C. The ToT is tuned to 10 BC for a reference mip
charge of 16000 e−. The key parameter in the tuning
is the threshold over noise, which determines the qual-
ity of the IBL modules with respect to their operability
at a given discriminator setting. The bigger this fac-
tor is the less contamination of noise hits in the sam-
ple of physics hits will be recorded during collisions.
Figure 5 shows the threshold over noise distributions of
pixels for 1500 e− tunings: a threshold over noise value
higher than 5 would ensure that the noise contamination
in physics hits from IBL would be less than 0.1%. The
fraction of noisy IBL pixels is less than 0.03% for the
1500 e− tuning, a factor two less than that for the current
Pixel Detector. As it is visible in Figure 5, the thresh-
old over noise mean value is diﬀerent between planar
and 3D sensors. This behaviour can also be seen in Fig-
ure 6 where threshold noise distributions averaged over
all 18 production staves are plotted as a function of the
chip number. Noise on the outer 3D modules is gener-
ally higher than that on the planar modules. A slightly
higher noise is observed on the A-side of the setup. This
is due to a combination of the increased noise on the HV
lines of this side to which both 3D sensors are sensitive
and the fact that FBK modules, which show a higher
mean noise than CNM modules, were more frequently
chosen for loading on this side.
A second important step in the IBL stave QA is the
detector response to radiation by means of radioactive
source scans, which are used to identify disconnected
bumps and to check the charge calibration of each chip.
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Figure 6: Average threshold noise distribution among the 18 produc-
tion staves after tuning all pixels to a target threshold of 1500 e− and
to a 10 ToT target response for 16000 e− at -12°C module tempera-
ture. The error bars show the RMS spread, while the solid boxes show
the minimum and maximum values [7].
Source scans are performed at 22°C with a 3000 e−
threshold and 10 BCs ToT at 16000 e− tuning in self-
trigger mode8 using 90Sr source, which electrons de-
posit a charge of 16000 e− in the sensor simulating a
mip particle. Figure 7 shows the average cluster ToT
value obtained from a Landau-Gauss ﬁt of the clustered
ToT distribution for each chip: there is no dependance
on the position on the stave or sensor type and the mean
most probable ToT value is 10.5±0.3 BC, which is con-
8In the selftrigger mode the HitBus signal of the FE-I4 acts as an
input to the command decoder for automatic triggering.
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sistent with the given tuning of 10 ToT BC for 16000 e−
charge.
Chip Number
C
8-
2
C
8-
1
C
7-
2
C
7-
1
C
6-
2
C
6-
1
C
5-
2
C
5-
1
C
4-
2
C
4-
1
C
3-
2
C
3-
1
C
2-
2
C
2-
1
C
1-
2
C
1-
1
A
1-
1
A
1-
2
A
2-
1
A
2-
2
A
3-
1
A
3-
2
A
4-
1
A
4-
2
A
5-
1
A
5-
2
A
6-
1
A
6-
2
A
7-
1
A
7-
2
A
8-
1
A
8-
2
M
ea
n 
C
lu
st
er
 T
oT
 M
P
V
 [B
C
]
8.5
9
9.5
10
10.5
11
11.5
12
12.5
13
13.5
RMS
Maximal Deviation
ATLAS IBL Preliminary
Figure 7: The average most probable cluster ToT value obtained from
a Landau-Gauss ﬁt as a function of the chip number for source scans
performed at 22°C with a 3000 e− threshold and 10 BCs ToT at 16000
e− tuning [7].
A combined analysis of calibration and source scan
results allows the classiﬁcation of each failing pixel into
several categories related to defects pertaining to front-
end, sensor or bump bonding. The IBL target was re-
quired to have less than 0.37% pixel defect for each
chip. The IBL QA shows that 73% of all chips loaded
onto staves have less then 0.1% bad pixels of which a
half is due to disconnected bumps while the other 50%
are distributed between a pixel being analog dead or its
tuning being impossible.
Once the staves have passed the QA, the 14 best
staves to arrange around the new ATLAS beam-pipe
have to be selected. The main concern for the stave
selection is the coverage eﬃciency of the geometrical
acceptance. The choice of the best staves and their lo-
cation around the beam-pipe is done following several
criteria: number of bad pixels per stave, uniform η − φ
distribution of bad pixels for |η| < 2.5 and engineering
constraints as, for example, the stave planarity. Figure
8 shows the bad pixel fraction in the η − φ region for
the selected 14 staves. The total bad pixel ratio of the
integrated IBL staves is 0.07% for |η| < 2.5 and 0.09%
when considering the full eta range. The corresponding
numbers for the four not installed staves are 0.16% and
0.18%, respectively.
4.4. IBL Integration and installation in the ATLAS Ex-
periment
The integration of the 14 best IBL staves around the
beam-pipe is a delicate engineering task composed of
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Figure 8: The bad pixel fraction in the η − φ plane for the 14 IBL
staves. It represents the ineﬃciency map of the IBL as it is installed
[7].
several steps. As a preparatory action, the titanium cool-
ing pipe is extended to 7 m long by brazing. This stave
length has to cope with an integration clearance of less
than 1 mm between each stave. Furthermore, all staves
and services are packed inside a 12 mm envelope along
the 7 m long structure. The staves are mounted on the
Inner Positioning Tube around the beam-pipe using a
multi-purpose loading device and then all the service ca-
bles are connected. After the integration of each stave,
a connectivity test is performed to assure that the IBL
modules and service cables are working correctly. On
May 2014 the IBL detector was inserted into the ATLAS
experiment by means of an electrical motor with an in-
sertion speed of about 5-10 cm/min and the IBL volume
was completely sealed and ﬂushed with N2. The cooling
pipes have been connected to the cooling services which
is the ﬁrst CO2 based cooling system for the ATLAS
experiment. It is a two Phase Accumulator Controlled
Loop using evaporation CO2 with a cooling capacity of
3 kW able to reach a minimum temperature of -40°C.
The initial commissioning of the IBL started at the be-
ginning of July with all IBL modules working properly:
a comparison with data obtained during the QA shows
that the IBL detector has not experienced damages dur-
ing the installation and it can be operated very stably at
the room temperature as well as at -12°C.
5. Conclusion: the ATLAS Pixel Detector towards
LHC Run 2
The ATLAS Pixel Detector has completed two major
achievements during the ﬁrst LHC long shutdown: im-
provement of the existing Pixel Detector and installation
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of the IBL.
The Pixel Detector has been upgraded very success-
fully with the installation of nSQP services and with the
repair of several failing modules obtaining 98% of fully
working modules.
The IBL Detector has been successfully installed and
it can be considered as the fourth layer of the Pixel De-
tector. Many interesting challenges were solved dur-
ing its production an construction driven by the imple-
mentation of new technologies, strong constraints and
project speciﬁcations. IBL is the ﬁrst large scale ap-
plication of 3D silicon sensors and it exploits the new
FE-I4 front end chip, which has been developed for the
IBL project and for LHC Phase 2 Upgrades. Given the
smaller radius of IBL, a requirement for more radiation
hard technology for sensors and electronics as well as
a low material budget were two key points in the IBL
design and construction. The QA and commissioning
have shown that the IBL Detector works very well with
100% of FE-I4 chips operable and 99.9% of functional
channels in the modules.
The ATLAS Pixel Detector will join the LHC Run 2
with a new layer and an improved conﬁguration ensur-
ing the best possible tracking performance for the AT-
LAS Experiment.
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